

Improving Thermal stability of Nickle Silicide by Gemanium Ion Implantation

Chih-Ming Hsieh, Yu-Ren Hung, Bing-Yue Tsui, York Yang*, Ryan Shen*, Sam Cheng*, and Tony Lin*

Department of Electronics Engineering and Institute of Electronics
National Chiao-Tung University
Hsinchu, Taiwan, R.O.C.

*Advanced Ion Beam Technology Co., Hsinchu, Taiwan, R.O.C.

Abstract—The effect of germanium (Ge) ion implantation on the thermal stability of NiSi/Si structure is studied. Ge implantation before NiSi formation results in a very smooth NiSi/Si interface. Both scanning electron microscope inspection and sheet resistance measurement proof that the sustainable process temperature of NiSi/Si structure can be improved by 50-100°C with high dosage Ge implantation at suitable energy. Ge implantation after NiSi formation has similar effect. These observations can be explained by the stress balance due to Ge pile-up at the NiSi/Si interface. Shallow n⁺/p and p⁺/n junctions with high thermal stability were also demonstrated using Ge implantation process.

I. INTRODUCTION

Metal silicides have been used to improve the integrated circuit performance for more than 20 years. Titanium silicide (TiSi₂) is the first successful metal silicide been used. The linewidth effect due to hard phase transformation from C49 to C54 makes TiSi₂ to be replaced by cobalt silicide (CoSi₂) at 0.18μm technology node. However, the high Si volume consumption during CoSi₂ formation is not compatible with the ultra-shallow junction requirement after 90nm technology node. NiSi is a desirable contact material to Si because of its low resistivity, limited Si consumption, and low formation temperature. However, the agglomeration or formation of the higher resistivity phase NiSi₂ must be avoided for device applications.

Several methods have been proposed to improve the thermal stability of NiSi thin film, for example, fluorine incorporation, nitrogen incorporation, and platinum incorporation [1-5]. Among these methods, Ni(Pt) silicide produces the most promising results. The tradeoff is the higher resistivity due to Pt doping. Besides thermal stability, contact resistance is another big issue. It has been reported that NiSi/SiGe contact exhibits contact resistivity close to 1×10⁻⁸ Ω-cm² [6]. Since SiGe source/drain has been used on PMOSFET to provide compressive strain to channel, forming NiSi/SiGe contact is straightforward for PMOSFET. NMOSFET does not have SiGe source/drain structure. Therefore, Ge implantation becomes a possible method to

improve the NiSi/Si contact. In this work, we reported the effect of Ge implantation on the thermal stability of NiSi/Si structure and demonstrated high quality NiSi-contacted n⁺/p and p⁺/n shallow junctions.

II. EXPERIMENTAL PROCEDURE

Both blanket samples and p-n junction samples were fabricated. The starting material was boron-doped (for blanket samples and n⁺/p junction samples) and phosphorus-doped (for p⁺/n junction samples) 6-in Si wafer with resistivity of 15-25 Ω-cm and 2-4 Ω-cm, respectively. After initial cleaning, a 20 nm thick screen oxide was grown on the blanket samples. Some samples were implanted by Ge⁺ at 20KeV to a dose of 5×10¹⁵ cm⁻² or 1×10¹⁶ cm⁻². These samples are classified as GIBS (Ge Implantation Before Silicidation) samples. The project ranges (R_p) of Ge implantation at 20KeV and 50KeV are about 5nm and 25nm below Si surface as simulated by Monte Carlo method, respectively. For the 20KeV samples, Ge implanted layer would be fully consumed during NiSi formation. After removing the screen oxide layer, 25nm thick Ni film was deposited in a physical vapor deposition (PVD) system. A 2-step silicidation process was employed to form silicide [7]. Ge implantation was performed on those samples had not been implanted by Ge before silicidation. The implantation energy was 40KeV so that the R_p is about 17nm below the NiSi surface and all of the Ge ions were located in the NiSi layer. These samples were classified as GIAS (Ge Implantation After Silicidation) samples. Samples were then cut into smaller pieces and received rapid thermal annealing in N₂ ambient at different temperatures for different annealing times. Table-1 lists the process conditions of the blanket samples.

Table-1 Process conditions of the blanket samples.

Category	Energy (KeV)	Dose (cm ⁻²)	Annealing Temperature (°C)	Annealing Time (sec)
GIBS	50, 20	5×10 ¹⁵	500, 600, 700, 750, 800, 850	10, 30, 60
GIAS	40	1×10 ¹⁶		

Table-2 Process conditions of the pn junction samples.

Category	Species	Energy (KeV)	Dose (cm ⁻²)	Annealing Temperature (°C)
p ⁺ /n	Ge, BF ₂	Ge:30 BF ₂ :20	Ge:1x10 ¹⁶ BF ₂ :5x10 ¹⁵	500, 550, 600, 650, 700
n ⁺ /p	Ge, P	Ge:30 As:35	Ge:1x10 ¹⁶ As:5x10 ¹⁵	

Typical LOCOS isolation was employed to fabricate pn junctions. Only GIBS junction samples were fabricated. Because no screen oxide was grown before ion implantation, the Ge implantation energy was reduced to 30KeV to obtain a similar R_p of about 30nm below Si surface, which is similar to the R_p of Ge implantation at 50KeV through a 20nm thick screen oxide. To form n⁺/p and p⁺/n junctions, As⁺ and BF₂⁺ ions were implanted at 35KeV and 20KeV, respectively, to a dose of 5x10¹⁵ cm⁻². A spike annealing to 1025°C was performed to activate the dopants. The silicidation process was identical to that used to fabricate blanket samples. Table-2 lists the process conditions of the pn junction samples.

Sheet resistance (R_s) of NiSi film was measured by a four-point probe method. Surface morphology was inspected by scanning electron microscope (SEM). Cross-sectional structure was inspected by transmission electron microscope (TEM). Phases were identified by X-ray diffraction (XRD). Depth profiles of species were analyzed by Secondary Ion Mass Spectroscopy (SIMS). Current-voltage (I-V) characteristics of junctions were measured by a semiconductor parameter analyzer of model Agilent 4156C.

III. RESULTS AND DISCUSSIONS

A. Sheet Resistance

Fig.1 shows the R_s as a function of annealing temperature of the GIBS samples. The annealing time is 10 sec. Higher Ge implantation energy results in better thermal stability. Higher implantation dose also results in better thermal stability. The R_s of the GIBS samples with Ge implantation at 50KeV to a dose of 1x10¹⁶ cm⁻² does not degrade after annealing at 850°C for 10 sec. The GIAS samples exhibit the same trend that higher Ge dose results in better thermal stability as shown in Fig.2.

Fig.3 shows the effect of annealing time of the GIBS samples with Ge implantation at 50KeV to a dose of 1x10¹⁶ cm⁻². As the annealing time extends to 30 sec or longer, the sustainable temperature reduced 50 °C, i.e. from 850 °C to 800°C. Similar result of the 50 °C reduction of sustainable temperature is observed on the other samples, including the GIAS samples. The thermal stability of 30 sec annealed samples and 60 sec annealed samples are similar.

B. Micro-Structure Analysis

Fig.4(a)-(d) show the surface morphology of the GIBS samples with Ge implantation at 50KeV to a dose of 1x10¹⁶ cm⁻² after annealing at different temperatures. Agglomeration phenomenon is observed on the 800 °C annealed sample. The 750 °C annealed sample exhibits a very smooth NiSi surface. The inset in Fig.4(b) show that the 700°C annealed sample without Ge implantation has agglomerated.




Fig.1 Sheet resistance of the GIBS samples after rapid thermal annealing for 10 sec.




Fig.2 Sheet resistance of the GIAS samples after rapid thermal annealing for 10 sec.




Fig.3 Sheet resistance of the GIBS samples with Ge implantation at 50KeV to a dose of 1x10¹⁶ cm⁻² after rapid thermal annealing for different times.




Fig.4 Surface morphologies of the GIBS samples with Ge implantation at 50KeV to a dose of 1x10¹⁶ cm⁻² after annealing at (a) 600°C, (b) 700°C, (c) 750°C, and (d) 800°C. The inset in (b) is the sample without Ge implantation after 700°C annealing..




Fig.5 Cross-sectional TEM micrograph of the GIBS samples with Ge implantation at 50KeV to a dose of $1 \times 10^{16} \text{ cm}^{-2}$ after annealing at 750°C for 30 sec.




Fig. 6 XRD spectra of the GIBS samples with Ge implantation at 50KeV to a dose of $1 \times 10^{16} \text{ cm}^{-2}$ after annealing at different temperature for 30 sec.

Fig.5 shows the cross-sectional TEM micrograph of the GIBS samples with Ge implantation at 50KeV to a dose of $1 \times 10^{16} \text{ cm}^{-2}$ after annealing at 750°C for 30 sec. The NiSi thickness is 45nm, which translates to a resistivity of $21 \mu\Omega\text{-cm}$. This value is slightly higher than the bulk value but is much lower than the resistivity of NiSiGe and Ni(Pt)Si [8-10]. No Ge implantation induced crystal defects are observed. The NiSi/Si interface is very smooth even after a 750°C annealing and could be attributed to the effect of Ge pre-amorphization.

C. Phase Indetification

Fig.6 shows the XRD spectra of the GIBS samples with Ge implantation at 50KeV to a dose of $1 \times 10^{16} \text{ cm}^{-2}$ after annealing at different temperatures for 30 sec. The NiSi phase remains stable up to 800 °C even if agglomeration has occurred at this temperature. The NiSi₂ phase occurs at 850°C. This result indicates that the existence of Ge can retard the phase transformation from NiSi to NiSi₂ and phase transformation lags behind agglomeration.

D. Depth Profile Analysis

Fig.7 and 8 show the depth profiles of the p⁺/n and n⁺/p junction samples after annealing at 600°C for 30 sec. Most Ge atoms pile up at the NiSi/Si interface. This high concentration Ge layer may relax the interface stress and then improves the thermal stability. Only few Ge atoms incorporate into NiSi layer so that the resistivity of the NiSi layer is low enough as presented in section III-B.




Fig.7 SIMS depth profile of B, Ni, Si, and Ge of the p⁺/n junction after annealing at 600°C for 30 sec.




Fig.8 SIMS depth profile of As, Ni, Si, and Ge of the n⁺/p junction after annealing at 600°C for 30 sec.




Fig.9 Typical I-V characteristics of the p⁺/n junctions after annealing at different temperatures.




Fig.10 Typical I-V characteristics of the n⁺/p junctions after annealing at different temperatures.

The junction depths of p^+/n and n^+/p junctions are about 0.12 μm and 0.09 μm beneath the NiSi/Si interface obtained by SIMS analysis. The forward current has an ideality factor of around 1.1. The leakage current slightly decreases as the annealing temperature increases from 500 °C to 600 °C and then slightly increases as the temperature increases further. Because all samples had been annealed at 1025 °C before silicidation, the reason for leakage current reduction is not clear at this moment. It might be owing to the annihilation of the PVD induced defects. The leakage current increase at temperatures higher than 600 °C may be due to the Ni dissolution and diffusion toward the metallurgic junction. The leakage current densities of the Ge implanted sample are similar to those of the samples without Ge implantation (not shown). As shown in the inset of Fig.4(b), the NiSi film without Ge implantation agglomerates at 700 °C. The similar leakage current behavior should be because the junction is not shallow enough.

IV. CONCLUSIONS

The effect of Ge implantation on the thermal stability of NiSi/Si is studied. Ge implantation before NiSi formation results in a very smooth NiSi/Si interface. The sustainable process temperature of NiSi/Si structure can be improved by 50-100°C with high dosage Ge implantation at suitable energy. Ge implantation after NiSi formation has similar effect. These observations can be explained by the stress balance due to Ge pile-up at the the NiSi/Si interface. Because only few Ge atoms remain in NiSi layer, the resistivity is close to the bulk value. The phase transformation from NiSi to NiSi₂ is retarded to 800 °C due to the existence of Ge. Shallow p^+/n and n^+/p junctions with high thermal stability were also demonstrated using the Ge implantation process. These results suggest that the Ge implantation is a promising technique for ultra shallow junction applications.

ACKNOWLEDGMENT

The authors would like to thank the Nano Facility Center staffs in NCTU and the National Nano Device Laboratory staffs for their support in processing. This work is supported by the National Science Council, Taiwan, R.O.C. under contract No. NSC-95-2221-E-009-302-MY3.

REFERENCES

- [1] J. G. Yun, S. Y. Oh, H. H. Ji, B. F. Huang, Y. H. Park, J. S. Wang, and H. D. Lee, "Novel NiSi technology utilizing Ti/Ni/TiN structure and fluorine implantation for thermal stability improvement by suppression of abnormal oxidation," in Proc. of Int. Workshop on Junc (IWTJ). Tech., pp.131-134, 2004.
- [2] L. W. Cheng, J. Y. Chen, J. C. Chen, S. L. Cheng, L. J. Chen, and B. Y. Tsui, "Formation of nickel silicide on nitrogen ion implanted silicon," in Proc. of Ion Implantation Technology (IIT), Vol.2, pp.1002-1005, 1998.
- [3] D. Mangelinck, J. Y. Dai, J. S. Pan, and S. K. Lahiri, "Enhancement of thermal stability of NiSi films on (100)Si and (111)Si by Pt addition," Appl. Phys. Lett., vol. 75, no. 12, p. 1736, 1999.
- [4] D. Z. Chi, D. Mangelinck, S. K. Lahiri, P. S. Lee, and K. L. Pey, "A comparative study of current-voltage characteristics of Ni and Ni(Pt)-alloy silicided p/n diodes," Appl. Phys. Lett., vol. 78, no. 21, p. 3256, 2001.
- [5] P. S. Lee, Member, IEEE, K. L. Pey, Member, IEEE, D. Mangelinck, J. Ding, D. Z. Chi, and L. Chan, "New Silicidation Technology With Ni(Pt) Alloy for MOSFETs," IEEE Elec. Dev. Lett., vol.ED-22, pp.568-570, 2001.
- [6] M. C. Öztürk, J. Liu, H. Mo, and N. Pesovic, "Advanced Si1-xGex source/drain and contact technologies for sub-70 nm CMOS," in IEDM Tech. Dig., pp. 375 - 378, 2002.
- [7] B. Y. Tsui and C. P. Lin, "Process and Characteristics of Modified-Schottky-Barrier (MSB) p-Channel FinFETs," IEEE Trans. on Electron Devices, vol.52, No.11, pp.2455-2462, 2005.
- [8] M. A. Nicolet and S. S. Lau, in VLSI Electronics: Microstructure Science, Vol. 6, Chap. 6. Academic press, 1986, p. 457
- [9] M. C. Öztürk, J. Liu, and H. Mo, "Low resistivity nickel germanosilicide contacts to ultra-shallow Si1-xGex source/drain junctions for nanoscale CMOS," in IEDM Tech. Dig., pp. 497-500, 2003.
- [10] K.L. Peya, P.S. Lee, and D. Mangelinck, "Ni(Pt) alloy silicidation on (100) Si and poly-silicon lines," Thin Solid Film, vol. 462-463, pp.137-145, 2004.